Improving Instruction Fetch Throughput With Dynamic Structure of Fetch Pipeline

Reoma Matsuo  
Nagoya University  
matsuo@ando.nuee.nagoya-u.ac.jp

Ryota Shioya  
The University of Tokyo  
shioya@ci.i.u-tokyo.ac.jp

Hideki Ando  
Nagoya University  
ando@nuee.nagoya-u.ac.jp

ABSTRACT

The size of instruction working set has been growing in recent workloads such as server applications and WEB applications written in JavaScript, and instruction cache misses in such applications cause significant performance degradation [1, 2]. Unlike data cache misses, instruction cache misses are one of the critical performance bottlenecks in the workloads described above because out-of-order execution cannot hide an instruction cache miss latency.

Various instruction prefetchers have been proposed for mitigating the performance degradation due to instruction cache misses. Most of the state-of-the-art prefetchers achieve high coverage and accuracy by leveraging the characteristic that the stream of instruction cache misses are reproducible, but the storage costs for training the stream is significant [3, 4]. Prefetchers based on a branch target buffer or return address stack have been proposed to prefetch with a small hardware cost, but they cannot capture complex cache miss patterns[5, 6].

We propose a novel method to improve instruction fetch throughput by dynamically controlling a pipeline structure. The proposed method consists of the following two parts: 1) a pipeline assuming miss and 2) dynamic switching of fetch pipelines.

First, we propose a new pipeline structure called a pipeline assuming miss. The conventional instruction fetch pipeline immediately sends instructions to the next stage when instructions are fetched from the L1 cache (Figure 1 depicts an instruction pipeline of a conventional pipeline). This pipeline structure does not assume L2 cache accesses, that is, this pipeline does not integrate L2 cache access stages into the fetch pipeline. Therefore, when an L1 instruction cache miss occurs, this pipeline has to stall the pipeline and wait for completion of the L2 cache access.

On the other hand, the pipeline assuming miss integrates L2 cache access stages into the pipeline structure (Figure 2 depicts an instruction pipeline of a pipeline assuming miss). Even when an L1 instruction miss occurs and L2 cache is accessed, the subsequent instructions are fetched without stalling the pipeline. However, in the pipeline assuming miss, since all instructions spend an L2 cache access latency, the pipeline length is increased and the branch misprediction penalty is significantly increased compared with that in the conventional pipeline. (we refer to this pipeline structure as a pipeline assuming miss)

To tackle this problem, we propose a method that dynamically switches between the pipeline assuming miss and the pipeline assuming hit (see Figure 3). The proposed method switches the pipeline on instruction cache miss and branch misprediction, and it can completely avoid the performance degradation due to the increased misprediction penalty by the pipeline assuming miss. We show that the proposed switching is ideal, which achieves the maximum performance improvement.

Our contributions are summarized as follows:
We proposed a novel pipeline structure to mitigate performance degradation due to instruction cache misses. By dynamically controlling the fetch pipeline structure, this method avoids pipeline stalls on instruction cache misses and can significantly improve fetch throughput. Moreover, since the proposed method is orthogonal to an instruction prefetcher, our proposed method can work synergistically with prefetchers.

The proposed method does not include any complex hardware for training access patterns and can be implemented with simple switching control hardware. Moreover, while prefetchers can cause incorrect prefetches and degrade performance, our proposed method does not have such side-effects.

We evaluated our proposed method with a full-system simulator. Evaluation results show that the performance improvement is up to 10.2% in SPECCPU 2006 and 28.5% in TPC-C.

**KEYWORDS**

Instruction Pipeline, Instruction Cache, Branch Prediction

**ACM Reference Format:**

**REFERENCES**


