## Trace Based Switching For A Tightly Coupled Heterogeneous Core

#### Shruti Padmanabha, Andrew Lukefahr, Reetuparna Das, Scott Mahlke

Micro-46 December 2013



compilers creating custom processors

University of Michigan Electrical Engineering and Computer



Science

# Outline

- Fine-grained heterogeneity
- Don't React Predict!
- Trace-Based Switching Controller
- Results
- Conclusion

# Single-ISA Heterogeneity



✓ Simpler, low power structures
✓ 3X more energy efficient 3



## Traditional Heterogeneous Architectures

ARM's big.LITTLE

Transfer overhead = ~20K Cycles Minimum switching interval = ~1M instructions

What about low performance phases at finer-granularity?

## Performance Change In GCC



Huge performance changes within a coarse quantum!

O

#### Fine-grain Heterogeneity Has Potential

Oracle – theoretical maximum per quantum size

(Subject to a maximum 5% performance loss target)



#### Fine-grained Heterogeneous Architectures



\*Composite Cores: Pushing Heterogeneity into a Core, Lukefahr et al, Micro 2012

# Outline

- Fine-grained heterogeneity
- Don't React Predict!
- Trace-Based Switching Controller
- Results
- Conclusion



# Traditional Switching Controller

Assumption:

#### A quantum's behavior is indicated by the recent past

# **Reactive Follies at Fine-Granularity**





# Outline

- Fine-grained heterogeneity
- Don't React Predict!

Trace-Based Switching Controller

- Results
- Conclusion

## **History Based Prediction**

<u>Observation</u> Code repeats (loops, functions) Exploit this inherent repeatable nature of code Behavion and the officient of code the officient of the officient officient officient of the officient offici

A Super-Trace's behavior history follows a pattern

#### **Super-trace Construction**







## **Trace-Based Controller Overview**



\*Composite Cores: Pushing Heterogeneity into a Core, Lukefahr et al, Micro 2012



1. Check for minimum instruction length constraint

2. Hash backedge PCs to provide a super-trace ID





Hash backedge PCs to provide a super-trace ID





1.Super-Trace ID	Head	Replaceability	2.Super-Trace ID	Head	Replaceability
(9 bits)	(3 t Stra	ts)	(9 bits)	(3 bits)	(2 bits)
STrace Id <sub>i+1</sub>	Head <sub>i+1</sub>	10 10	S-Trace Id <sub>m+1</sub>	Head <sub>m+1</sub>	11
				7	
Strace ID <sub>i</sub>	Head <sub>i+1</sub>				
(From 🚺	)				(To  )





Little

Backend



## Evaluation

Architectural Feature	Parameters		
Big Core	3 wide O3 @ 1.2GHz 12 stage pipeline 128 ROB Entries 128 entry register file		
Little Core	2 wide InOrder @ 1.2GHz 8 stage pipeline 32 entry register file		
Memory System	32 KB L1 i/d cache, 2 cycle access 1MB L2 cache, 15 cycle access 1GB Main Mem, 80 cycle access		
Simulator	Gem5, Full system		
Energy Model	McPAT		
Benchmarks	SPEC 2k6, compiled for Alpha ISA Fast Forward 2 billion instructions, simulate 100 million instructions		

# Outline

- Fine-grained heterogeneity
- Don't React Predict!
- Trace-Based Switching Controller



Conclusion







Super-traces in Increasing Time Order



#### **Time Spent on Little**



#### Performance Relative To Standalone OoO



The controllers all honor the 95% performance target

### **Energy Conservation**



# Conclusion

- Don't React Predict!
  - Utilize Little 46% more than current work
- 15% energy savings over the baseline (43% more than existing work)

- small hardware overheads (1.9kB)

## Trace Based Switching For A Tightly Coupled Heterogeneous Core

Shruti Padmanabha, Andrew Lukefahr, Reetuparna Das, Scott Mahlke

shrupad@umich.edu



December 2013



University of Michigan Electrical Engineering and Computer Science



## Backup

# **Case for Heterogeneous Cores**

High energy usage

High performance cores waste energy on low performance phases

- Large structures (ROB, Rename Table, LSQ)
- Higher issue width

Run low performance phases on slower, but energyefficient cores

General purpose application executing on a high performance core

Yields high performance

## **Core Energy Comparison**



#### Do we always need the extra hardware?

### **Reactive Online Controller**



#### Accuracy



# Sensitivity to Other Schemes



#### Composite Cores – **Controller** Overview





**Update!** 



## Performance Change In GCC



Huge performance changes within a coarse quantum!

O

#### Fine-grain Performance Phases Exist



Fine grain offers more opportunity to save energy by exploiting:

- Dependent compute
- Dependent load misses
- Branch mispredicts

\*Composite Cores: Pushing Heterogeneity into a Core, Lukefahr et al, Micro 2012



Update!





#### **Fine-grained Heterogeneous Architectures**

(B) H3 \*



\*Rationale for a 3D Heterogeneous Multi-core Processor, Rotenberg, ICCD 2013