

1. The instruction fetch bottleneck

Instruction cache performance continues to be a bottleneck for modern server workloads.



2. Why another instruction prefetcher?

Next-2-line (N2L)	Proactive
Industry standard	Stat
+ Low overhead, implementability	
- Modest performance gains	- High ove

Our goal: Build a low overhead, high accuracy prefetcher

3. Insights

- I\$ misses correlate strongly to program context
- Program contexts are predictable
- RAS succinctly captures program context

8. RDIP practical design

- RAS size for signature generation \rightarrow 4 top entries
- Miss Table \rightarrow 4k entries (4-way associative)
- Entry size \rightarrow 16B (compaction technique [Ferdman '11])

Total storage overhead: 64kB

9. Simulation Methodology

- **gem5** full system simulator
- Core parameters:
 - **Core:** 2GHz OoO, 8-wide commit, 16-entry RAS
 - I-Cache: 32KB/2-way/64B, 2 cycles
 - **D-Cache:** 64KB/2-way/64B, 3 cycles
 - L2: 2MB/8-way/64B, 24 cycles
- Workloads:
 - **gem5** gem5 running a spec benchmark (twolf)
 - **HD-teraread** Hadoop: Big data search MapReduce job
 - **HD-wdcnt** Hadoop: Word count
 - **ssj** Tests Java performance in SPECpower
 - **MC-friendfeed** Memcached: "Facebook"-like app
 - **MC-microblog** Memcached: "Twitter"-like app

RDIP: RAS-Directed Instruction Prefetching

Aasheesh Kolli, Thomas F. Wenisch (University of Michigan) and Ali Saidi (ARM)

Performance gains of up to 50% and 16% on average possible with an ideal I\$.

Constraints on I\$ hit-latency and cycle time do not allow for increasing cache capacity \rightarrow Instruction prefetching

Instruction Fetch (PIF) [Ferdman '11]

te-of-the-art academic proposal

- + Best performance
- erhead (> 200kB), design complexity

4. RDIP design and challenges

Design st

- 1. Use RAS signatures to repres
- 2. Map I\$ misses to signature i
- 3. Prefetch on next occurrence

5. RAS signature generation

Call: XOR contents of RAS after push onto RAS, append 0 Return: XOR contents of RAS before pop from RAS, append 1

Example:

Dynamic Instructions

A:funcX{

B:funcY{

-

C:funcY{

- signatures

10. Coverage and erroneous prefetches



An ideal prefetcher tries to maximize coverage (def: prefetchHits over prefetchHits+misses) and minimize erroneous prefetches.

> **Coverage: PIF ~ RDIP > N2L Erroneous prefetches: PIF > N2L > RDIP**

eps	Challenges
sent program contexts	Accurate representation
in <i>Miss Table</i>	Minimize storage
e of signature	Timely prefetching

6. Timely prefetching

Mapping I\$ misses with corresponding signature \rightarrow late prefetches.









12. Conclusion

In this work, we show the correlation that exists between I\$ misses and program contexts and develop a mechanism to use the RAS state to represent program contexts. Leveraging these insights we develop a prefetching mechanism, RDIP. RDIP performs comparably to the state-ofthe-art prefetchers at one third storage costs and simpler design.







Mapping I\$ misses with preceding signature \rightarrow timely prefetches