

# RAS-Directed Instruction Prefetching (RDIP)

**Aasheesh Kolli\***

**Ali Saidi<sup>†</sup>**


**Thomas F. Wenisch\***

\* University of Michigan

<sup>†</sup> ARM

# Why another instruction prefetcher?

- Poor I\$ behavior affects modern workloads
- Cache size constraints → Prefetching



**Our Goal: Low overhead, high accuracy instruction prefetcher**

# Contributions

- I\$ misses correlate to program context
- Program contexts are repetitive → predictable
- RAS succinctly captures program context

# Contributions

- I\$ misses correlate to program context
- Program contexts are repetitive → predictable
- RAS succinctly captures program context

## **RAS-Directed Instruction Prefetching (RDIP)**

# Contributions

- I\$ misses correlate to program context
- Program contexts are repetitive → predictable
- RAS succinctly captures program context

## **RAS-Directed Instruction Prefetching (RDIP)**

**Performance improvement of 11.5%**  
**Overhead of 64kB (3X ↓)**