## Linearizing Irregular Memory Accesses for Improved THE UNIVERSITY OF **Correlated Prefetching** TEXAS Akanksha Jain, Calvin Lin The Problem Prefetch irregular but correlated memory accesses ISB is the first prefetcher to combine Address Correlation and PC-Localization (PC/AC) С DE Х А В Y PC-More predictable Localized Address Correlation: A, X, C, E, D, Y, B form a temporally correlated stream

**PC-Localization**: Segregate the global stream by the load instruction's PC to improve predictability

- A,C, E, D, B is one PC-localized stream

X C D E

Map PC-Localized correlated addresses to consecutive

1. Combines address correlation and PC-localization

2. Novel meta-data caching scheme that synchronizes

addresses in the structural address space

on-chip meta-data with the TLB

3. Trains on the LLC access stream

BY

Regular

Prefetching

Indirection

XXY

- X,Y is another PC-localized stream

Replace the GHB with a new organization

**Our Solution** 

Physical Address Space

Structural Address Space

A C E D B

Layer of indirection

Three benefits:

А





Y B

A X

С

Limitations of the GHB:

- 1. Combining address correlation and PC-localization is prohibitively expensive
- 2. Temporal organization makes caching difficult
- 3. Trains on the miss stream to reduce off-chip accesses

