




Objective



Virtual Aging




Delay Degradation \rightarrow Exposing Failure



- Wearout in critical paths
- Wearout in non-critical paths
- ✓ Naturally exposed
- ✓ Clock phase shifting logic


Failure \rightarrow Detection



Sampling DMR

- Less than 1% energy overhead
- 100% Coverage
- No performance overhead

Evaluation



FPGA acceleration

- Full system OpenRISC processor
- Applications – SPEC benchmarks
- Synopsys MOSRA
- Wearout model @ transistor level

Results

