Divergence-Aware Warp Scheduling

Timothy G. Rogers¹, Mike O'Connor², Tor M. Aamodt¹





INVIDIA. ¹The University of British Columbia ²NVIDIA Research

MICRO 2013 Davis, CA



GPU

- 10000's concurrent threads
- Grouped into warps
- Scheduler picks warp to issue each cycle





2 Types of Divergence

Branch Divergence





Memory Divergence





• Improve performance of programs with memory divergence

- Parallel irregular applications
- Economically important (server computing, big data)

Transfer locality management from SW to HW

- Software solutions:
 - Complicate programming
 - Not always performance portable
 - Not guaranteed to improve performance
 - Sometimes impossible









a place of mind

Scheduling used to capture intra-thread locality (MICRO 2012)



Tim Rogers

Divergence-Aware Warp Scheduling



Divergence-Aware Warp Scheduling

How to be proactive

- Identify where locality exists
- Limit the number of warps executing in high locality regions

Adapt to branch divergence

- Create cache footprint prediction in high locality regions
- Account for number of active lanes to create **per-warp footprint prediction**.
- Change the prediction as branch divergence occurs.



Where is the locality?

Examine every load instruction in program





How much data should we keep around?

Hits on data accessed in immediately previous trip





1.Predict the amount of data accessed by each warp in a loop iteration.

2.Schedule warps in loops so that aggregate predicted footprint does not exceed L1D.



Observations that enable prediction

• Memory divergence in static instructions is predictable





a place of mind

Online characterization to create cache footprint prediction





DAWS Operation Example





Methodology

a place of mind

GPGPU-Sim (version 3.1.0)

- 30 Streaming Multiprocessors
 - 32 warp contexts (1024 threads total)
- 32k L1D per streaming multiprocessor
- 1M L2 unified cache

Compared Schedulers

- Cache-Conscious Wavefront Scheduling (CCWS)
- Profile based Best-SWL
- Divergence-Aware Warp Scheduling (DAWS)

More schedulers in paper



Sparse MM Case Study Results

• Performance (normalized to optimized version)





Sparse MM Case Study Results

• Properties (normalized to optimized version)



Divergent code issues 2.8x less instructions

Divergent version now has potential energy advantages



Cache-Sensitive Applications

- Breadth First Search (BFS)
- Memcached-GPU (MEMC)
- Sparse Matrix-Vector Multiply (SPMV-Scalar)
- Garbage Collector (GC)
- K-Means Clustering (KMN)

Cache-Insensitive Applications in paper





Summary



Problem Divergent loads in GPU programs. • Software solutions complicate programming

- Solution DAWS
 - Captures opportunities by accounting for divergence

Overall **26%** performance improvement over CCWS Case Study: Divergent code performs **within 4%** code optimized to minimize divergence

Result