

# Divergence-Aware Warp Scheduling

**Timothy G. Rogers<sup>1</sup>, Mike O'Connor<sup>2</sup>, Tor M. Aamodt<sup>1</sup>**




<sup>1</sup>The University of British Columbia

<sup>2</sup>NVIDIA Research

# GPU

- 10000's concurrent threads
- Grouped into warps
- Scheduler picks warp to issue each cycle



# 2 Types of Divergence


## Branch Divergence



Effects  
functional unit  
utilization

Aware of  
branch  
divergence

## Memory Divergence



Can waste memory  
bandwidth

Aware of  
memory  
divergence

AND  
Focus on  
improving  
performance

# Motivation

- **Improve performance of programs with memory divergence**
  - Parallel irregular applications
  - Economically important (server computing, big data)
- **Transfer locality management from SW to HW**
  - Software solutions:
    - Complicate programming
    - Not always performance portable
    - Not guaranteed to improve performance
    - Sometimes impossible

# Programmability Case Study

## Sparse Vector-Matrix Multiply

### 2 versions from SHOC

#### Divergent Version

Example 1 Highly Divergent SPMV-Scalar Kernel

```

__global__ void
spmvr_scalar_kernel(const float* val,
                   const int* cols,
                   const int* rowDelimiters,
                   const int dim,
                   float* out)
{
    int myRow = blockIdx.x * blockDim.x
                + threadIdx.x;
    texReader vecTexReader;

    if (myRow < dim)
    {
        float t = 0.0f;
        int start = rowDelimiters[myRow];
        int end = rowDelimiters[myRow+1];
        // Divergent Branch
        for (int j = start; j < end; j++)
        {
            // Uncoalesced Load
            int col = cols[j];
            t += val[j] * vecTexReader
        }
        out[myRow] = t;
    }
}

```

**Divergence**

**Each thread has locality**

#### GPU-Optimized Version

Example 2 GPU-Optimized SPMV-Vector Kernel

```

__global__ void
spmvr_vector_kernel(const float* val,
                   const int* cols,
                   const int* rowDelimiters,
                   const int dim,
                   float* out)
{
    int t = threadIdx.x;
    int id = t & (warpSize-1);
    int warpsPerBlock = blockDim.x / warpSize;
    int myRow = blockIdx.x * blockDim.x + threadIdx.x;

    __shared__ volatile
    float partialSums[BLOCK_SIZE];

    int start = rowDelimiters[myRow];
    int end = rowDelimiters[myRow+1];

    for (int j = warpStart + id;
         j < warpEnd; j += warpSize)
    {
        int col = cols[j];
        mySum += val[j] * vecTexReader(col);
    }
    partialSums[t] = mySum;

    // Reduce partial sums
    if (id < 16)
        partialSums[t] += partialSums[t+16];
    if (id < 8)
        partialSums[t] += partialSums[t+ 8];
    if (id < 4)
        partialSums[t] += partialSums[t+ 4];
    if (id < 2)
        partialSums[t] += partialSums[t+ 2];
    if (id < 1)
        partialSums[t] += partialSums[t+ 1];

    // Write result
    if (id == 0)
    {
        out[myRow] = partialSums[t];
    }
}

```

**Explicit Scratchpad Use**


**Dependent on Warp Size**

**Added Complication**

**Parallel Reduction**

# Previous Work

- Scheduling used to capture intra-thread locality (MICRO 2012)



## Previous Work

### Reactive

- Detects interference then throttles

### Unaware of branch divergence

- All warps treated equally

**Outperformed by profiled static throttling**

**Case Study: Divergent code 50% slowdown**

## Divergence-Aware Warp Scheduling

**Predict and be Proactive**

**Adapt to branch divergence**

**Outperform static solution**

**Case Study: Divergent code <4% slowdown**

## Divergence-Aware Warp Scheduling

### How to be proactive


- Identify where locality exists
- Limit the number of warps executing in high locality regions

### Adapt to branch divergence

- Create cache footprint prediction in high locality regions
- Account for number of active lanes to create **per-warp footprint prediction**.
- Change the prediction as branch divergence occurs.

# Where is the locality?

- Examine every load instruction in program



Static Load Instructions in GC workload


Locality Concentrated in Loops



# Locality In Loops Limit Study

How much data should we keep around?

Hits on data accessed in immediately previous trip




## DAWS Objectives

- 1. Predict the amount of data accessed by each warp in a loop iteration.**
- 2. Schedule warps in loops so that aggregate predicted footprint does not exceed L1D.**


# Observations that enable prediction

- Memory divergence in static instructions is predictable



Both Used To Create Cache Footprint Prediction

- Data touched by divergent loads dependent on active mask



# Online characterization to create cache footprint prediction


## 1. Detect loops with locality

Some loops have locality


Some don't

**Limit multithreading here**

## 2. Classify loads in the loop




## 3. Compute footprint from active mask








# DAWS Operation Example



## Example Compressed Sparse Row Kernel

```
int C[]={0,64,96,128,160,160,192,224,256};
void sum_row_csr(float* A, ...) {
    float sum = 0;
    int i =C[tid];
```



Warp 0 has branch divergence, so it exits the loop for the remaining 3 warps

Both warps capture the same data, so locality is maintained

Footprint decreased by 4X

# Methodology

## GPGPU-Sim (version 3.1.0)

- 30 Streaming Multiprocessors
  - 32 warp contexts (1024 threads total)
- 32k L1D per streaming multiprocessor
- 1M L2 unified cache


## Compared Schedulers

- Cache-Conscious Wavefront Scheduling (CCWS)
- Profile based Best-SWL
- **Divergence-Aware Warp Scheduling (DAWS)**

More schedulers  
in paper


# Sparse MM Case Study Results

- Performance (normalized to optimized version)



# Sparse MM Case Study Results

- Properties (normalized to optimized version)



**Divergent code issues  
2.8x less instructions**

**Divergent version now has  
potential energy advantages**



# Cache-Sensitive Applications


- Breadth First Search (BFS)
- Memcached-GPU (MEMC)
- Sparse Matrix-Vector Multiply (SPMV-Scalar)
- Garbage Collector (GC)
- K-Means Clustering (KMN)

Cache-Insensitive  
Applications in paper

# Results

Outperform Best-SWL in highly branch divergent

Overall 26% improvement over CCWS



# Summary

Questions?

**Problem**

**Divergent loads in GPU programs.**

- **Software solutions complicate programming**

**Solution**

**DAWS**

- **Captures opportunities by accounting for divergence**

**Result**

Overall **26%** performance improvement over CCWS

Case Study: Divergent code performs **within 4%** code optimized to minimize divergence