# RC

Uppsala Programming for Multicore Architectures Research Center

## **TLC: A Tag-less Cache Design for Reducing Dynamic First Level Cache Energy**

Andreas Sembrant, Erik Hagersten, David Black-Schaffer



UNIVERSITET

## 1. Motivation: Standard L1 Cache

## 2. Extended TLB with cache line way information



Wastes energy by reading 8 tags and 8 cache lines in parallel when only one cache line is needed.



- Eliminate extra data-array reads by determining the correct correct way from the TLB
- Eliminate the tag-array 2. by avoiding tag comparisions
- Filter out cache misses 3. by checking in the eTLB
- Better SRAM Shape 4. by only reading the correct way
- 5. Amortize the TLB lookup energy by integrating it with way information

#### 3. Overview



### 4. Optimizations

#### eTLB Replacement

Minimize forced cache line evictions due to eTLB replacement by evicting the page with least data.

5. Results

uPages (Sparse Data)

Minimize area when increasing number of eTLB entries by using smaller pages (e.g. 1kB pages)



#### Performance



#### uPage Banking

Optimize eTLB => Data-array communication by banking the eTLB and the data-array on the same uPages.

Last-value eTLB prediction Bypass eTLB on hits to save eTLB energy.

