## Efficiently Enforcing Strong Memory Ordering in GPUs

Abhayendra Singh\*, Shaizeen Aga, Satish Narayanasamy

Google,University of Michigan, Ann ArborDec 9, 2015



University of Michigan Electrical Engineering and Computer Science

\*author performed the work at the University of Michigan, Ann Arbor

# Increasing communication between threads in GPGPU applications

More irregular applications run on GPUs data-dependent, higher communication



TreeBuilding kernel in barneshut (Burtscher et al., IISWC'12)

## Heterogeneous systems will have more fine-grained communication

Fine-grain communication between CPU and GPU

Unified virtual memory

Cache coherence [Power et al., MICRO'13]



## Heterogeneous systems will have more fine-grained communication

Fine-grain communication between CPU and GPU

Unified virtual memory Cache coherence [Power et al., MICRO'13]

OpenCL supports fine-grain sharing

More irregularity in applications





## Memory Consistency Model

Defines rules that a programmer can use to reason about a parallel execution

## Memory Consistency Model

Defines rules that a programmer can use to reason about a parallel execution

Sequential Consistency (SC)

"program-order"

ptr = NULL; done = false

Producer
a: ptr = alloc()
b: done = true

Consumer c: if (done) d: r1 = ptr->x

## Memory Consistency Model

Defines rules that a programmer can use to reason about a parallel execution

Sequential Consistency (SC)

"program-order" +

"atomic memory"

ptr = NULL; done = false



C++, Java

OpenCL, CUDA

Heterogeneous-race-free (HRF) (Hower et al., ASPLOS'14)

C++, Java

OpenCL, CUDA

Heterogeneous-race-free (HRF) (Hower et al., ASPLOS'14)

SC if data-race-free

Programmers annotate synchronization variables

ptr = NULL; atomic done = false
Producer Consumer
a: ptr = alloc() c: if (done)
b: done = true d: r1 = ptr->x

C++, Java

OpenCL, CUDA

Heterogeneous-race-free (HRF) (Hower et al., ASPLOS'14)

#### SC if data-race-free

Programmers annotate synchronization variables

Compiler and runtime guarantee total order on synchronization operations

C++, Java

OpenCL, CUDA

Heterogeneous-race-free (HRF) (Hower et al., ASPLOS'14)

#### SC if data-race-free

Programmers annotate synchronization variables

Compiler and runtime guarantee total order on synchronization operations

	ptr = NULL;	<pre>done = false</pre>	reordering could lead
	Producer	Consumer	to ptr being NULL
a:	<pre>ptr = alloc()</pre>	c: if (done)	
b:	done = true	d: $r1 = ptr-$	->x

C++, Java

OpenCL, CUDA

Heterogeneous-race-free (HRF) (Hower et al., ASPLOS'14)

SC if data-race-free

Programmers annotate synchronization variables

Compiler and runtime guarantee total order on synchronization operations

Undefined semantics for programs with a data-race

## Documented data-races in GPGPU programs



Image source: [Alglave et al., ASPLOS 2015]

Bug: a data-race in code for dynamic load balancing [Tyler Sorensen, MS thesis, 2014]

Other data-races:

N-body simulation [Betts et al., OOPSLA 2012]

RadixSort [Li et al., PPoPP 2012]

Efficient Synchronization Primitives for GPUs [Tyler Sorensen, MS thesis, 2014]

## Is there a motivation for DRF-0 over SC?

Performance of DRF-0 better than SC?

Very little for CPUs IEEE Computer'98, PACT'02, ISCA'12

Is there a performance justification for DRF-0 (or TSO) over SC in GPUs?



Identify sources of SC violation in GPUs

## Understand overhead of various memory ordering constraints in GPUs DRF-0, TSO, SC

Bridge the gap between SC and DRF-0 Access-type aware GPU architecture

Instructions are executed in-order

Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space

Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space

producer	consumer
<pre>1 ptr = alloc()</pre>	3 if (done)
<b>2</b> done = true	<b>4</b> r1 = ptr->x

Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space

producer	consumer	
<pre>1 ptr = alloc()</pre>	<b>3</b> if (done)	
<b>2</b> done = true	4 r1 = $ptr \rightarrow x$	
cache miss		
📒 cache hit		

Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space



Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space



Instructions are executed in-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space



Instructions are executed in-order

But, can complete out-of-order

- Caching at L1
- Reordering in interconnect
- Partitioned address space



 $\Rightarrow$  Can violate SC



Identify sources of SC violation

Understand overhead of various memory ordering constraints in GPUs DRF-0, TSO, SC

Bridge the gap between SC and DRF-0 Access-type aware GPU architecture

### Fences for various memory models

DRF-0

fences only for synchronization

SC

any shared or global access behaves like a fence

## Naïvely Enforcing Fence Constraints

Delay a warp till non-local memory accesses preceding a fence are complete



## Naïvely Enforcing Fence Constraints

Delay a warp till non-local memory accesses preceding a fence are complete



GPU extension:

Two counters per warp track its pending global loads and stores

No need to track pending shared memory accesses

warp	pending loads	pending stores
id		
w0	0	1
•••	•••	
	•••	

## Experimental Methodology

#### Simulator: GPGPU-sim v3.2.1

- extended with Ruby memory hierarchy
- 16 SMs, crossbar interconnect

#### L1 Cache Coherence protocol

- MESI for write-back
- Valid/Invalid for write-through

#### Benchmarks

- applications from Rodinia, Polybench benchmark suite
- Applications used in GPU coherence [Singh et al., HPCA'13]

## 18 out of 22 applications incur insignificant SC overhead



## Warp-level-parallelism (WLP) masks SC overhead



# Warp-level-parallelism (WLP) masks SC overhead



# Warp-level-parallelism (WLP) masks SC overhead



SC can exploit inter-warp MLP

## Warp-level-parallelism (WLP) masks SC overhead



SC can exploit inter-warp MLP

Adequate WLP => Low SC overhead

## Warp-level-parallelism (WLP) masks SC overhead



Execution time normalized to DRF-0 (benchmark: guassian)

SC can exploit inter-warp MLP

Adequate WLP => Low SC overhead



#### Need for intra-warp MLP App has fewer warps Want fewer warps to avoid cache thrashing



#### Need for intra-warp MLP App has fewer warps Want fewer warps to avoid cache thrashing



Need for intra-warp MLP App has fewer warps Want fewer warps to avoid cache thrashing

In-order execution limits the ability to exploit intra-warp MLP in DRF-0



Unlike DRF-0, SC cannot exploit intra-warp MLP

Need for intra-warp MLP App has fewer warps Want fewer warps to avoid cache thrashing

In-order execution limits the ability to exploit intra-warp MLP in DRF-0

# 4 out of 22 applications exhibit significant SC overhead



Reason: Unlike DRF-0, SC cannot exploit intra-warp MLP

## TSO is not suitable for GPUs



Execution time normalized to baseline (DRF-0)

TSO does not offer much performance or programmability advantage over SC

### Roadmap

How GPU optimizations can violate memory ordering constraints?

Understand overhead of various memory ordering constraints in GPUs DRF-0, TSO, SC

Bridge the gap between SC and DRF-0 Access-type aware GPU architecture

### Access-type Aware Optimization for GPU

Relax ordering constraint for safe accesses

Accesses to thread-private or read-only location are safe (Shasha & Snir, TOPLAS'88, Singh et al., ISCA'12)

Thread-level classification is prohibitively expensive

Classify accesses as unsafe or SM-safe









- 1. Classify memory accesses
- 2. Relax ordering constraints for SM-safe accesses



- 1. Classify memory accesses
- 2. Relax ordering constraints for SM-safe accesses



Problem: Ensuring ordering among conflicting accesses to an SM-safe location within an SM ✓ See details in the paper

## Type-aware SC incurs only small performance overhead

Applications with significant performance overhead



#### Proposed design is able to exploit intra-warp MLP for SM-safe accesses

### Future research directions

Build SC-preserving GPU compiler

Overhead SC-preserving LLVM compiler for C++: ~2% [Marino et al., PLDI'11]

Language level memory model



Conclusion

Quantified performance overhead of various memory models in GPUs

TSO is unattractive for GPUs: No performance or programmability benefits over SC

Performance gap between SC and DRF-0 is insignificant for most applications

Access type aware optimization bridges the gap in remaining applications

## Questions?